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Areference-free direct digital lock-in system (RDDL 10) has 
a first input coupled to a periodic electrical signal and an 
output for outputting an indication of a magnitude of a 
desired periodic signal component. The RDDL also has a 
second input for receiving a signal (9) that specifies a 
reference period value, and operates to autonomously gen- 
erate a lock-in reference signal having a specified period and 
a phase that is adjusted to maximize a magnitude of the 
outputted desired periodic signal component. In an embodi- 
ment of a measurement system that includes the RDDL 10 
an optical source provides a chopped light beam having 
wavelengths within a predetermined range of wavelengths, 
and the periodic electrical signal is generated by at least one 
photodetector that is illuminated by the chopped light beam. 
In this embodiment the measurement system characterizes, 
for at least one wavelength of light that is generated by the 
optical source, a spectral response of the at least one 
photodetector. The RDDL can operate in nonreal-time upon 
previously generated and stored digital equivalent values of 
the periodic electrical signal or signals. 
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REFERENCE-FREE DIRECT DIGITAL 
LOCK-IN METHOD AND APPARATUS 
in a digital format, a conversion unit is interposed between 
the lock-in amplifier and the unit under test for converting 
the periodic electrical signal to a digital equivalent signal. 
The lock-in amplifier further includes a second input for 
specifying a reference period expressed in units of data 
The invention described herein was made in the perfor- 
mance of work under NASA Contract No. NASA5-30800 5 
and is subject to the provisions of Section 305 of the 
National Aeronautics and Space Act of 1958 (72 Stat. 435; 
42 USC 2457). 
samples, and operates to autonomously generate a lock-in 
reference signal having a period and phase that maximizes 
a magnitude of the desired electrical signal at the output. 
In an embodiment of a signal measurement system that is 
10 constructed in accordance with this invention, the stimulat- 
ing unit includes an optical source that provides a chopped 
range of wavelengths, and the periodic electrical signal is 
generated by at least one photodetector that is illuminated by 
15 the chopped light beam. In this embodiment the measure- 
ment system characterizes a spectral response of the at least 
FIELD OF THE INVENTION 
mis invention relates generally to signal measurement 
particular, relates to digitally implemented lock-in amplifi- 
ers. 
systems known generally as lock-in amplifiers and, in light beam having wavelengths within a predetermined 
BACKGROUND OF THE INVENTION 
Lock-in amplifiers are widely used to extract weak signals 
from large amounts of noise. The use of a lock-in amplifier 
enables accurate measurements may be made even when a 
small signal is obscured by a thousand-fold larger noise 
source. Lock-in amplifiers employ a synchronous detection 
technique to extract a desired signal component at a specific 
reference frequency and phase. As a result, any noise signal 
components at frequencies other than the reference fre- 
quency are rejected. The output of a lock-in amplifier is 
typically a DC signal proportional in magnitude to a low 
pass filtered product of the input signal and an output of a 
periodic function generator. 
FIG. 1 illustrates a conventional signal measurement 
system 1 that includes a lock-in amplifier 2. A source 3 
provides a stimulus signal to a unit under test (UUT) 4 and 
a corresponding reference signal to a first input of the lock-in 
amplifier 2. In response to the stimulus signal the UUT 4 
outputs an analog signal to a second input of the lock-in 
amplifier 2. Using the reference signal, the lock-in amplifier 
2 extracts a desired signal component from the analog signal 
and outputs same as a measured output signal. Any noise 
signal components of the analog output signal, which are not 
correlated with the reference signal, are rejected and, ideally, 
do not appear within the measured output signal. It can be 
appreciated that the lock-in amplifier operates in a manner 
similar to a synchronous detector or to a bandpass filter that 
is tuned to the frequency of the desired signal component. 
Although suitable for use in many applications, the con- 
ventional lock-in amplifier of FIG. 1 can precluded from use 
in those applications where, by example, a suitable reference 
signal input is not available, or where the output of the UUT 
4 is available only in a nonreal-time digital format. 
OBJECTS OF THIS INVENTION 
It is a first object of this invention to provide a lock-in 
amplifier wherein a reference signal input is not required. 
It is another object of this invention to provide a lock-in 
amplifier that can input and process digital data to perform 
a synchronous detection measurement. 
SUMMARY OF THE INVENTION 
The foregoing and other problems are overcome and the 
objects of the invention are realized by a measurement 
system for characterizing a unit under test. The measurement 
system includes a unit for stimulating a unit under test to 
output a periodic electrical signal; and a lock-in amplifier 
having an input coupled to the periodic electrical signal and 
an output for outputting a signal that is a function of a 











one photodetector at at least one wavelength of light that is 
generated by the optical source, 
Further in accordance with this invention a digital lock-in 
amplifier includes an input node for receiving a digital input 
signal representing a desired periodic signal component and 
at least one undesired signal component. The input node 
includes a multiplier having a first input coupled to the 
digital input signal, a second input, and an output. A filter, 
preferably a digital low pass filter, has an input coupled to 
the output of the multiplier and an output coupled to an 
output node of the digital lock-in amplifier. The lock-in 
amplifier further includes a reference signal generator hav- 
ing a first input coupled to the output of the filter and an 
output coupled to the second input of the multiplier. The 
reference signal generator has a second input coupled to a 
signal that specifies a period that corresponds to a period of 
the desired periodic signal component, and operates to 
generate a digital representation of a reference signal having 
the specified period and a phase. The generated reference 
signal is adjusted so as to maximize a magnitude of the 
desired periodic signal component that is output from the 
filter. The period is expressed in units of data samples. 
The reference signal generator includes a phase setting 
unit having a first input coupled to the output of the filter, a 
second input coupled to the reference period setting signal, 
and an output providing a phase signal. The phase setting 
unit operates to generate the phase signal in response to the 
desired periodic signal component so as to maximize a 
magnitude of the desired periodic signal component that is 
output from the filter, and generates phase angles from zero 
degrees up to a value specified by the reference period 
signal. The reference signal generator further includes a 
periodic signal function generator having an output coupled 
to the second input of the multiplier for providing the digital 
representation of the reference signal having a specified 
period and a phase component to the second input of the 
multiplier. The periodic signal function generator further 
includes a first input coupled to the phase signal output from 
the phase setting unit and a second input coupled to the 
signal that specifies the period expressed in units of data 
samples. The periodic signal function generator is respon- 
sive to the phase signal and to the frequency specifying 
signal for generating the digital representation of the refer- 
ence signal to have the specified period and phase. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The above set forth and other features of the invention are 
made more apparent in the ensuing Detailed Description of 




FIG. 1 is a block diagram of a conventional lock-in 
amplifier that requires an input reference signal; 
FIG. 2 is a block diagram illustrating an exemplary 
application for the reference-free direct digital lock-in 
(RDDL) amplifier of this invention; 
FIG. 3Ais a block diagram of the RDDL amplifier of FIG. 
FIG. 3B is a logic flow diagram that illustrates the 
operation of the Signal Optimizer block of FIG. 3B; 
FIG. 4 illustrates a waveform useful for understanding 
various terms used in conjunction with an exemplary rela- 
tive spectral response (RSR) measurement system that 
employs the RDDL amplifier of this invention; 
FIG. 5 is a block diagram illustrating the RSR measure- 
ment system that benefits from the use of the RDDL 
amplifier; 
FIG. 6 illustrates a waveform representing a chopped 
reference signal that is generated by the RSR measurement 
system of FIG. 5;  
FIG. 7 is a logic flow diagram illustrating processing 
required to compute the RSR in the RSR measurement 
system of FIG. 5;  and 
FIG. 8 is a waveform diagram that illustrates a relation- 
ship between a phase angle value output by the Signal 
Optimizer block and a reference period setting signal, 
assuming a reference period equal to 10 data samples. 
2; 
DETAILED DESCRIPTION OF THE 
INVENTION 
By way of introduction, reference is made to FIG. 2 for 
illustrating a signal measurement system 5 that is con- 
structed and operated in accordance with this invention. In 
the system 5, a source 6 provides a periodically modulated 
stimulus signal 6a to a UUT 7. The UUT 7 may output either 
analog or digital signals in response to the modulated 
stimulus input. A digital acquisition system 8 is employed 
for converting analog signals to digital data at a desired 
sampling rate. If the input is in digital form the digital 
acquisition system 8 may be eliminated, or may be 
employed for reformatting or otherwise processing (e.g., 
serial to parallel conversion) the input digital data. The 
output of the digital acquisition system 8 is digital data Sa 
that is applied, in conjunction with a reference period setting 
signal 9, to the reference-free direct digital lock-in system 
(RDDL) 10 of this invention. The output of the RDDL 10 is 
a measured signal output that corresponds to a desired signal 
component, having period and phase components, that is 
output from the UUT 7. 
The reference period setting signal 9 is determined from 
the period of the external modulation signal 6 4  and from the 
sample frequency at the output of the UUT 7, as: 
Reference Period Setting=Sampling FrequencyxModulation 
Period. 
By example, and assuming that the sampling frequency is 
equal to 100 samplesisecond and that the modulation period 
is equal to 0.1 seconds (i.e., 10 Hz), the reference period 
setting is equal to 10 samples. 
The reference period setting signal 9 can be derived from 
any of a number of suitable sources such as, by example, 
thumbwheel switches or from the output of a digital data 
processor. 
FIG. 3A illustrates the RDDL 10 in greater detail. The 
input digital data Sa is applied to an input node 12 which 















is input to a filter, preferably a digital low pass filter (LPF) 
14, which may be initialized to a steady state operating 
point, if desired, to reduce settling time. The output of the 
LPF 14 is the measured output signal. The RDDL 10 
functions as a closed loop system. As such, a portion of the 
output signal from the LPF 14 is input to a signal optimizer 
16 which provides a PHASE output 16a to an input of a 
function generator 18. The reference period setting 9 is 
provided to an input to the signal optimizer 16. The purpose 
of the reference period setting signal 9 is made apparent 
below in the discussion of Block D of FIG. 3B. The signal 
optimizer 16 operates to determine the maximum output 
value from the RDDL 10 over all possible values of phase. 
Phase values are preferably tested over a range beginning 
with zero and ending at the value specified by the reference 
period setting 9. The phase search is completed when the 
comparison indicated by Block D of FIG. 3B is true. 
A second input to the function generator 18 is the refer- 
ence period setting signal 9. In accordance with the refer- 
ence period setting signal 9, and the PHASE input 16a, the 
function generator 18 outputs a synthesized digital reference 
signal 18a (e.g., sinusoidal, pulse, square, modified square, 
etc. depending on application) to the node 12, which is then 
used to multiply the input digital data Sa by the reference 
signal 18a. The function generator 18 produces a sequence 
of values starting at the phase angle input from the signal 
optimizer 16, and continuously wraps around until the input 
data sequence has been matched in length. The effect is to 
filter out or reject all input signal components of the input 
digital data Sa that do not correspond to the signal compo- 
nent that is desired to be measured. The function generator 
18 outputs a digital data signal with an equivalent number of 
samples per period as the digital data input. The phase of the 
function generator 18 is incrementally adjusted over an 
entire modulation period, between zero and the number of 
samples per period. 
Each pair of values from the input digital data Sa and the 
function generator 18 is multiplied, and the product is passed 
to the digital LPF 14. This continues until the entire input 
digital data sequence has been processed. 
When the phase search is completed, the output signal 
from the digital LPF 14 is a valid relative measurement. That 
is, the measured value depends on the function selected. A 
subsequent analysis or calibration can be performed if an 
absolute measurement is desired. 
With long input data sequences a variation of modulation 
frequency, or phase drift, may result in an error. The RDDL 
10 can lock-in or track the phase to reduce this error. Lock-in 
may be accomplished by dividing the original data sequence 
into a series of smaller contiguous sequences, or overlapping 
sequences, and averaging the results. The phase can also be 
measured by this process. 
It should be realized that the RDDL 10 can also be 
employed with nonreal-time inputs data, such as buffered 
data packets. This mode of operation is not realizable with 
conventional lock-in amplifiers, in that a real-time reference 
signal is not directly related to the buffered nonreal-time 
data. 
Relatedly, any delay for the low pass filter 14 transient 
response can be eliminated when using nonreal-time data 
packets as the input. In accordance with an aspect of this 
invention, an initialization procedure for the digital LPF 14 
that is based on data sequence statistics has been found to 
provide a very rapid settling to a steady state condition. The 
rapid settling time of the digital LPF 14 enables the mea- 
surement of shorter data sequences than is possible with 
conventional lock-in amplifier approaches. 
6,011,401 
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Furthermore, it should be realized that the use of the Measurement goals are to characterize several in-band 
RDDL 10, in accordance with the teaching of this invention, parameters of the RSR, to determine an integrated out-of- 
enables multiple channels of data, acquired in parallel and band energy in the lower 1% tails of the RSR, and to confirm 
suitably buffered, to be processed sequentially with a single that the integrated out-of-band energy does not exceed 5% 
RDDL 10, thereby reducing complexity, volume, power s of the integrated extended-band RSR. This is a dificult 
consumption, and cost. measurement to obtain since the lowest signal-to-noise ratio 
In this regard the digital acquisition system 8 that is can be expected to occur in this region. 
illustrated in FIG. 2 can receive multiple inputs, and may FIG. 5 is a simplified block diagram of an RSR measure- 
include a suitable buffer or buffers for storing digital values ment system that provides stimulus and data acquisition. 
prior to the application of the digital values (Sa) to the i o  Starting with a stabilized optical source 20 and a focussing 
RDDL 10. lens 22, the source light is applied to a chopper 24. The 
Reference is now made to FIG. 3B for showing a logic chopper speed is controlled through a phase locked motor by 
flow diagram that illustrates the operation of the signal index pulse and quadrature signals output from an External 
optimizer 16 of FIG. 3A. At block A the signal optimizer 16 Scan Mirror Controller (ESMC) 25 so as to be synchronized 
is initialized to set a PHASE variable (i.e., the output 16a to is with the motion of a scan mirror (not shown) that is 
the function generator 18) to zero and an OUTPUTMAX contained within a UUT 32. The chopped light is then 
variable to zero. At block B a determination is made if the applied to a monochromator 26 which provides a wave- 
magnitude of the RDDLoutput OUTPUT(PHASE) from the length selected chopped beam 26a through a slit 26b to a 
LPF 14 is greater than OUTPUTMAX. If yes, control passes reference mirror 28. In this embodiment of measurement 
to block C where OUTPUTMAX is made equal to the 20 system the reference mirror 28 is movable in position so as 
magnitude of OUTPUT(PHASE), and a variable PHASE- to either illuminate a reference photodetector 30, via a 
MAX is made equal to PHASE. PHASEMAX identifies the focussing optic 31, or allow the chopped light to pass to the 
phase value determined in the phase search where the RDDL UUT 32, via a reflector 34 and a collimator 36. In other 
10 output yields the value OUTPUTMAX. Control then embodiments of the invention a beamsplitter can be used, or 
passes to block D where a comparison is made to determine zs some other optical components, for simultaneously gener- 
if PHASE is equal to the reference period setting 9. Block ating both a reference signal and a measurement signal. 
D is also entered from Block B if OUTPUT(PHASE) is not The UUT 32 includes the above-mentioned scan mirror, 
greater than OUTPUTMAX. At Block D, if PHASE is found controlled by the ESMC 25, and a photodetector or array of 
to be equal to the reference period setting 9, the signal photodetectors for which the RSR is to be determined at a 
optimizer 16 sets PHASE=PHASEMAX, and terminates 30 plurality of wavelengths of interest. By example only, the 
operation at Block G. This indicates that the phase search is UUT 32 may be an imaging device that is suitable for 
complete. If, at Block D, the result of the comparison mounting to a satellite platform. Output electrical signals 
indicates that PHASE is not equal to the reference period from the measurement system include a chopped reference 
setting 9, control passes to Block F where the output signal signal 30a and a chopped detector signal 32a, both of which 
PHASE to the function generator 18 is incremented. Control 3s are applied to system test electronics (STE). The STE 
then passes again to Block B to determine if OUTPUT includes the digital acquisition system 8 and the RDDL 10 
(PHASE) has correspondingly increased such that it exceeds of FIG. 2. ASTE controller (not illustrated), such as a digital 
the value of OUTPUTMAX, and blocks C or D are executed data processor, receives the measured signal output from the 
accordingly. A suitable increment value for PHASE is one RDDL 10, provides the reference period setting signal 9 to 
data sample. 40 the RDDL 10, and also provides other control and data 
In general, the signal optimizer 16 searches in order to processing functions, such as calculating the RSR as 
find the maximum measured signal output by adjusting the described below. 
phase input 16a to the function generator 18. The phase is The reference period setting signal 9 is calculated based 
adjusted over an entire modulation period, between zero and on the known period of the stimulus signal (i.e., from the 
the value of the reference period setting 9. The final output 4s chopper rate) and from the known period of the digital 
signal from the RDDL 10 is then the relative measurement sampling rate of the chopped detector signals 32a, as was 
output, OUTPUTMAX, at PHASE=PHASEMAX. described above. Also as was described above, the digitized 
The relationship between phase angle value output by the UUT output can be stored for later analysis by the RDDL 10, 
signal optimizer 16 and the reference period setting signal 9 and is not required to be processed in real-time. 
is illustrated in the waveform diagram of FIG. 8. A data link (e.g., RS-232) is provided to connect the STE 
Having described the RDDL 10 of this invention, one controller to the ESMC 25 for sending scan mirror related 
suitable application of same is now described. In particular, commands to the ESMC. 
the application is a system for measuring a relative spectral The acquisition of the photodetector data 32a is prefer- 
response (RSR) of a photodetector or an array of ably synchronized with the chopper 24 in order to extract 
photodetectors, such as infrared radiation (IR) photodetec- ss data in the low signal-to-noise trailing regions of the RSR 
tors. It should be realized that the described application curve. Referring also to FIG. 6, correct synchronization 
embodiment is exemplary, and is in no way to be construed implies that the system can distinguish between samples that 
in a limiting sense upon the practice of this invention. are “light” and “dark” because they will always come in the 
FIG. 4 illustrates a photodetector spectral response wave- same sequence after the start of the scan. 
form and is useful for describing several RSR-related terms 60 The period of the chopper 24 is preferably selected to be 
and definitions. The bandpass wavelength interval is defined a multiple of the scan mirror period. This permits stable 
as the Full Width at Half Maximum (FWHM). The extended operation of the phase locked motor controller of the chop- 
bandpass is the full width at 1% of maximum. Other points per 24 and allows the UUT 32 to perform a DC restore 
not shown are 5% and 80% of peak response which are used function on the “dark” side of the chopped beam. The DC 
to quantify an Edge Range, a wavelength interval in nanom- 65 restore function prevents the output signal from wandering 
eters. Also characterized is ripple within 80% of the peak outside of a dynamic range set by the combination of 




In preparation for RSR data acquisition, it is first estab- 
lished that the monochromator slit 26b is centered for each 
band of wavelengths under test. The ESMC 25 is set to the 
nominal position for the band and a series of fine position 
adjustments from the monochromator 26 enables a determi- 
nation of the UUT fine position setting from the detector 
data output 32a. 
Data reduction involves two components: (a) extraction of 
the response from the chopped detector data 32a and refer- 
ence detector data 30a, and (b) computation of the RSR for 
each photodetector of the UUT 32 using the extracted 
response data. Photodetector measurements are preferably 
computed from a total of N samples of chopped data using 
a digital lock-in or chopper correlation technique given by: 
Det response=(Z/N)(Z Light samples-Z Dark samples), (1) 
where, as in FIG. 6, “Light” means samples without obscu- 
ration and “Dark” means that the chopper 24 is inserted. 
The mathematical operation shown in (1) provides the 
same bandpass function as an analog switching lock-in 
amplifier. The differencing rejects low frequency drift and 
the summations reduce high frequency noise. 
To provide an equal number of light and dark samples it 
is preferred to choose the total number of samples in a set as 
a multiple of a frame rate of the UUT 32 divided by the 
chopping frequency. 
The RSR is then determined for each wavelength (h) by: 
Der response h 100% (2) RSRh = 
MAX(Der  response/ Ref response) Ref responsd 
In accordance with this invention, the RDDL 10 of FIGS. 
2,3A and 3B is used with the chopped detector signals 32a 
and the chopped reference signals 30a to produce the Det 
and Ref response measurements used in equation (2) to 
determine the RSR for each wavelength. The MAX function 
is employed to find the maximum of the relative response 
expressed as a ratio of the UUT photodetector response and 
the reference detector (30) response at each wavelength of 
interest. This normalizes the RSR to 100% of its peak value 
(see FIG. 4). 
An exemplary data flow diagram for the processing 
required to determine the RSR is shown in FIG. 7, wherein 
the RDDL 10 of this invention is employed to extract the 
detector response and the reference response from the 
chopped detector signal 32a and from the chopped reference 
signal 30a, respectively. 
In this regard the detector and reference signals 32a and 
30a, respectively, are applied to the digital acquisition 
system 8 of FIG. 2 where they are converted to equivalent 
digital values to provide the data signal Sa. The test system 
controller programs in a reference period setting 9 to the 
RDDL 10, the reference period setting being equal to the 
sampling frequency multiplied by the modulation period, as 
described above. The RDDL 10 then operates to incremen- 
tally phase search through the digital data input, as described 
in FIG. 3B, so as to determine the maximum measured 
signal output (i.e., the reference photodetector 30 response 
and the UUT photodetector response at each wavelength of 
interest). The maximum measured signal outputs from the 
RDDL 10 are then employed, as in equation 2 and FIG. 7, 
to determine the RSR of the UUT photodetectors. 
It can be appreciated that the RDDL 10 of this invention 
does not require a real-time reference frequency input as in 
the conventional lock-in amplifier. The RDDL 10 instead 
requires only a knowledge of the period of the modulation 
8 
period and the sampling period of the input signal to derive 
the value of the reference period input signal 9. Cross- 
correlation is performed to determine the phase for the 
synchronous detection of a signal. 
s It should be noted that whereas conventional lock-in 
amplifiers accept only analog input signals, the RDDL 10 of 
this invention can be readily retrofitted into any digital 
acquisition system. 
In summary, the RDDL 10 of this invention has a first 
i o  input coupled to a periodic electrical signal and an output for 
outputting an indication of a relative measurement of a 
desired signal component of the input signal. The RDDL 10 
also has a second input for receiving a signal that specifies 
a reference period setting as a function of the sampling 
is frequency and the modulation period of the input signal. The 
RDDL 10 operates to autonomously generate a lock-in 
reference signal having the specified period and a phase that 
is adjusted to maximize a magnitude of the outputted desired 
electrical signal. 
While the invention has been particularly shown and 
described with respect to preferred embodiments thereof, it 
will be understood by those skilled in the art that changes in 
form and details may be made therein without departing 
from the scope and spirit of the invention. By example, the 
zs RDDL 10 can be embodied within hardware elements or as 
a suitable programmed data processor, such as a digital 
signal processor (DSP). Combinations of hardware elements 
and programmed elements can also be employed. Also, the 
mechanical chopper 24 illustrated in FIG. 5 can be replaced 
30 by a cross-correlation function of a chopper mask with the 
detector data, such as by convolving a chopper mask (a 
periodic sequence of +l’s followed by -1’s) with data output 
from the UUT photodetector(s). 
As such, it should be clear that the teaching of this 
3s invention is not to be limited to only the explicitly described 
embodiments set forth above, but should be given a scope 
commensurate with the claims that follow. 
20 
What is claimed is: 
1. A method for characterizing a unit under test, compris- 
40 ing the steps of  
stimulating a unit under test to output a periodic electrical 
signal; and 
processing the periodic electrical signal to obtain an 
indication of a magnitude of a desired periodic signal 
component of the electrical signal, the step of process- 
ing including the steps of  
sampling the periodic electrical signal to generate, for 
each sample, a corresponding digital equivalent value 
of the periodic electrical signal; 
specifying a reference period setting value as a function of 
a sampling frequency and a period of the periodic 
electrical signal; 
generating a digital equivalent of a periodic reference 
signal having a specified period and phase; 
multiplying the digital equivalent of the periodic electrical 
signal times the digital equivalent of the periodic 




low pass filtering the product signal; and 
adjusting the phase of the digital equivalent of the peri- 
odic reference signal in accordance with the low pass 
filtered product signal and the specified reference 
period setting value so as to maximize a magnitude of 
the desired periodic signal component of the periodic 
2. A method as set forth in claim 1, wherein the step of 
stimulating includes a step of operating an optical source to 
60 
65 electrical signal. 
6,011,401 
9 10 
provide light having wavelengths within a predetermined 
range of wavelengths. 
3. A method as set forth in claim 1, wherein the step of 
processing includes a preliminary step of buffering a plu- 
rality of the digital equivalent values. s source. 
4. A method as set forth in claim 1, wherein the step of 
stimulating includes a step of chopping an output of an 
optical source. 
5. A method as set forth in claim 4, wherein the step of 
specifying specifies a period that is a function of a chopping i o  
6. A method as set forth in claim 1, wherein the step of 
stimulating includes a step of operating an optical source, 
and wherein the periodic electrical signal is generated by at 
least one photodetector that is illuminated by the optical 
7. A method as set forth in claim 6, wherein the method 
characterizes, for at least one wavelength of light that is 
generated by the optical source, a spectral response of the at 
least one photodetector. 
period. * * * * *  
